


FIG. 1










FIG. 3









Signal	Description
	Clock and Reset Interface
HVS_Reset	Hardware Vertical Scaler reset
HVS Clk	Hardware Vertical Scaler main clock
	Memory Interface
Fetch_Ready	Source input image data is available (from Memory Controller)
Fetch_Data[31:0]	Source input image data (from Memory Controller)
	Register and Command Interface
Start_Y_Cmnd	Command to start the processing of the Y plane of pixels
Y Addr[31:3]	Upper 29 bits of the source Y image byte address
Y_Pitch[14:3]	Amount to add to the address to locate the next line's Y pixels
Y_Length[10:0]	Number of lines in the source input Y image plane
Y Width[11:0]	Number of Y pixels (x4) in one line of the source image
Start_U_Cmnd	Command to start the processing of the U plane of pixels
Start_U_Cmnd U_Addr[31:3]	Upper 29 bits of the source U image byte address
U_Pitch[14:3]	Amount to add to the address to locate the next line's U pixels
U_Length[10:0]	Number of lines in the source input U image plane
U_Width[11:0]	Number of U pixels (x4) in one line of the source image
Start_V_Cmnd	Command to start the processing of the V plane of pixels
V_Addr[31:3]	Upper 29 bits of the source V image byte address
V_Pitch[14:3]	Amount to add to the address to locate the next line's V pixels
V_Length[10:0]	Number of lines in the source input V image plane
V_Width[11:0]	Number of V pixels (x4) in one line of the source image
	Filter Interface
Filter _Ready	Filter block is ready to accept pixels from the IPFB

IPFB Input Table

FIG. 9

**Output Table** 

	Output Table
Signal	Description
	Memory interface
Fetch_Req	Request to the memory interface for the source image
Fetch_Addr[31:3]	Upper 29 bits of the source image current byte address
	Register and Command Interface
Y Done	The IPFB has sent the last pixel segment of the Y image to the PFB
U Done	The IPFB has sent the last pixel segment of the U image to the PFB
V Done	The IPFB has sent the last pixel segment of the V image to the PFB
	Filter Interface
Column_Done	The last pixel of the current column is being sent to the Filter Block
Filter_Req	Request to send the next set of pixels to the Filter Block
Filter _Data[31:0]	The pixel data to the Filter Block

FIG. 10




FIG. 11

Input Table

1	Signal	Description
		Clock and Reset Interface
	HVS_Reset	Hardware Vertical Scaler reset
	HVS_Clk	Hardware Vertical Scaler main clock
÷		Input Pixel Formatting Block (IPFB) Interface
80	Y_Done	The IPFB has sent the last pixel segment of the Y image to the PFB
82	U_Done	The IPFB has sent the last pixel segment of the U image to the PFB
84	V_Done	The IPFB has sent the last pixel segment of the V image to the PFB
•	Column_Done	The last pixel of the current column is being sent to the Filter Block
	Filter_Req	Request to input the next set of pixels to the Filter Block
	Filter _Data[31:0]	The pixel data to the Filter Block
		Output Pixel Formatting Block (OPFB) Interface
	Scaled_Ready	OPFB is ready to accept pixels from the PFB
		Register and Command Interface
	CRAM_Write	Write command to the CRAM port
	CRAM_Addr[5:0]	CRAM Address for programming coefficients
	CRAM_Data[6:0]	Seven bit CRAM coefficient data
	DDA_Write	Write command to the DDA port
•	DDA_Addr[3:0]	DDA Function Address for programming DDA behavior
	DDA_Data[31:0]	DDA data

FIG. 12

**Output Table** 

Signal	Description	
	Input Pixel Formatting Block (IPFB) Interface	
Filter_Ready	Filter block is ready to accept pixels from the IPFB	
	Output Pixel Formatting Block (OPFB) Interface	
Scaled_Req	Request to transfer data from PFB to OPFB	
Scaled_Data[31:0]	Scaled output image data from Pixel Filter Block	

FIG. 13

## Pixel Filtering Block (PFB)





FIG. 14



**Input Table** 

		input Table
Г	Signal	Description
<b> </b>		Clock and Reset Interface
t	HVS_Reset	Hardware Vertical Scaler reset
t	HVS_CIK	Hardware Vertical Scaler main clock
İ		Memory Interface
116	Store_Ready	Memory Controller can accept output image data
'		Register and Command Interface
106	Y_Addr[31:3]	Upper 29 bits of the scaled Y image destination byte address
108	Y Pitch[14:3]	Amount to add to the address to locate the next line's Y pixels
110	Y_Length[10:0]	Number of lines in the scaled output Y image plane
112	Y Width[11:0]	Number of Y pixels (x4) in one line of the scaled image
106	U_Addr[31:3]	Upper 29 bits of the scaled U Image destination byte address
108	U_Pitch[14:3]	Amount to add to the address to locate the next line's U pixels
110 112	U_Length[10:0]	Number of lines in the scaled input U image plane
	U_Width[11:0]	Number of U pixels (x4) in one line of the scaled image
106	V_Addr[31:3]	Upper 29 bits of the scaled V image destination byte address
108 110 112	V_Pitch[14:3]	Amount to add to the address to locate the next line's V pixels
	11.540.03	Number of lines in the scaled input V image plane
		Number of V pixels (x4) in one line of the scaled image
112		Filter Interface
100 102 104 114	Store_Y	The Pixel Filter Block is processing the Y plane of pixels
		The Pixel Filter Block is processing the U plane of pixels
		The Pixel Filter Block is processing the V plane of pixels
		Scaled output image data from Pixel Filter Block
114		Request to transfer data from PFB to OPFB
1 12	'	FIG 16

FIG. 16

**Output Table** 

		Output Table	
1	Signal	Description	$\dashv$
		Memory Interface	
116	Store_Req	Request to the memory interface for the output image data	
116 116		Scaled output image data	
	Store_Addr[31:3]	Upper 29 bits of the scaled image current byte address	
•		Filter Interface	
114	Scaled_Ready	OPFB is ready to accept pixels from the PFB	
			47




FIG. 18

